Sonsivri
 
*
Welcome, Guest. Please login or register.
Did you miss your activation email?
March 28, 2024, 07:13:09 19:13


Login with username, password and session length


Pages: [1]
Print
Author Topic: CMOS Inverter LTSpice simulation on Phase and Gain plot  (Read 3753 times)
0 Members and 1 Guest are viewing this topic.
promach
Junior Member
**
Offline Offline

Posts: 44

Thank You
-Given: 14
-Receive: 0


« on: February 21, 2016, 01:23:27 01:23 »

Dear all Sonsivri seniors.

I am doing a LTspice simulation on CMOS inverter Phase and Gain.

The LTspice amplifier symbol inside the test circuit is a CMOS inverter.

Please find below the gain and phase graph.



The line with red arrow pointing to it indicates the phase and the other line indicates the gain in dB

I have tried to google and look into books and find out the theory behind the graph but I could not get the answer.

Please advise.
Logged
sarbandi70
Inactive

Offline Offline

Posts: 3

Thank You
-Given: 0
-Receive: 1


« Reply #1 on: February 21, 2016, 05:03:29 05:03 »

Hi;
you can click on Vout on your graph and a graph cursor will be appear.
you can change the position of cursor and watch any value of the graph.

best regards;
Logged
PICker
Active Member
***
Offline Offline

Posts: 162

Thank You
-Given: 207
-Receive: 109


« Reply #2 on: February 21, 2016, 07:18:31 07:18 »

Have a look to the last plot on this link:
http://www.ee.surrey.ac.uk/Projects/CAL/linear-systems/m303-frequency.htm
Logged
promach
Junior Member
**
Offline Offline

Posts: 44

Thank You
-Given: 14
-Receive: 0


« Reply #3 on: February 21, 2016, 05:57:48 17:57 »

I understand gain margin and phase margin.

What I need to understand is how the gain and phase are calculated for this CMOS inverter.
I mean calculation and equation to verify the simulation.

I am sorry if I seem to be too theoretical, but I am only trying to learn more.
« Last Edit: February 21, 2016, 06:00:02 18:00 by promach » Logged
PICker
Active Member
***
Offline Offline

Posts: 162

Thank You
-Given: 207
-Receive: 109


« Reply #4 on: February 21, 2016, 06:29:56 18:29 »

I've found some links but I do not know if they can help you.
http://www.edaboard.com/thread199980.html
http://www.prenhall.com/howe3/microelectronics/pdf_folder/lectures/tth/lecture11.fm5.pdf
http://www.ti.com/lit/an/szza043/szza043.pdf
http://www.egr.msu.edu/classes/ece410/mason/files/Ch7.pdf
http://www-inst.eecs.berkeley.edu/~ee105/fa98/lectures_fall_98/093098_lecture16.pdf
http://www.aicdesign.org/SCNOTES/2006notes/Chap05(7_5_06).pdf

Usually the analog simulators use ODE (ordinary differential equation) systems for simulating changes in continous parameters by defining small time intervals and re-calculatng the entire ODE system for each time interval (using the parameters generated in the previous interval):
http://www.eng.auburn.edu/~wilambm/pap/2011/02_ijee2410ns.pdf

Logged
sarbandi70
Inactive

Offline Offline

Posts: 3

Thank You
-Given: 0
-Receive: 1


« Reply #5 on: February 22, 2016, 02:05:51 14:05 »

for verify the simulation of this circuit you need to read chapter of 6 of Behzad Razavi-Design of Analog CMOS Integrated Circuits-McGraw-Hill Science_Engineering_Math (2000).
this is very good book for you.

 
Logged
Pages: [1]
Print
Jump to:  


DISCLAIMER
WE DONT HOST ANY ILLEGAL FILES ON THE SERVER
USE CONTACT US TO REPORT ILLEGAL FILES
ADMINISTRATORS CANNOT BE HELD RESPONSIBLE FOR USERS POSTS AND LINKS

... Copyright © 2003-2999 Sonsivri.to ...
Powered by SMF 1.1.18 | SMF © 2006-2009, Simple Machines LLC | HarzeM Dilber MC